408 lines
12 KiB
C
408 lines
12 KiB
C
|
/*
|
||
|
|
* Samsung Exynos5 SoC series FIMC-IS driver
|
||
|
|
*
|
||
|
|
*
|
||
|
|
* Copyright (c) 2011 Samsung Electronics Co., Ltd
|
||
|
|
*
|
||
|
|
* This program is free software; you can redistribute it and/or modify
|
||
|
|
* it under the terms of the GNU General Public License version 2 as
|
||
|
|
* published by the Free Software Foundation.
|
||
|
|
*/
|
||
|
|
|
||
|
|
#ifndef FIMC_IS_DEVICE_ISCHAIN_H
|
||
|
|
#define FIMC_IS_DEVICE_ISCHAIN_H
|
||
|
|
|
||
|
|
#include <linux/pm_qos.h>
|
||
|
|
|
||
|
|
#include "fimc-is-mem.h"
|
||
|
|
#include "fimc-is-subdev-ctrl.h"
|
||
|
|
#ifndef ENABLE_IS_CORE
|
||
|
|
#include "hardware/fimc-is-hw-control.h"
|
||
|
|
#endif
|
||
|
|
#include "fimc-is-groupmgr.h"
|
||
|
|
#include "fimc-is-resourcemgr.h"
|
||
|
|
#include "fimc-is-pipe.h"
|
||
|
|
#include "fimc-is-binary.h"
|
||
|
|
|
||
|
|
#define SENSOR_MAX_CTL 0x3
|
||
|
|
#define SENSOR_MAX_CTL_MASK (SENSOR_MAX_CTL-1)
|
||
|
|
|
||
|
|
#define REPROCESSING_FLAG 0x80000000
|
||
|
|
#define REPROCESSING_MASK 0xF0000000
|
||
|
|
#define REPROCESSING_SHIFT 28
|
||
|
|
#define OTF_3AA_MASK 0x0F000000
|
||
|
|
#define OTF_3AA_SHIFT 24
|
||
|
|
#define SSX_VINDEX_MASK 0x00FF0000
|
||
|
|
#define SSX_VINDEX_SHIFT 16
|
||
|
|
#define TAX_VINDEX_MASK 0x0000FF00
|
||
|
|
#define TAX_VINDEX_SHIFT 8
|
||
|
|
#define MODULE_MASK 0x000000FF
|
||
|
|
|
||
|
|
#define FIMC_IS_SETFILE_MASK 0x0000FFFF
|
||
|
|
#define FIMC_IS_SCENARIO_MASK 0xFFFF0000
|
||
|
|
#define FIMC_IS_SCENARIO_SHIFT 16
|
||
|
|
#define FIMC_IS_ISP_CRANGE_MASK 0x0F000000
|
||
|
|
#define FIMC_IS_ISP_CRANGE_SHIFT 24
|
||
|
|
#define FIMC_IS_SCC_CRANGE_MASK 0x00F00000
|
||
|
|
#define FIMC_IS_SCC_CRANGE_SHIFT 20
|
||
|
|
#define FIMC_IS_SCP_CRANGE_MASK 0x000F0000
|
||
|
|
#define FIMC_IS_SCP_CRANGE_SHIFT 16
|
||
|
|
#define FIMC_IS_CRANGE_FULL 0
|
||
|
|
#define FIMC_IS_CRANGE_LIMITED 1
|
||
|
|
|
||
|
|
#define NI_BACKUP_MAX 32
|
||
|
|
|
||
|
|
#ifdef ENABLE_REMOSAIC_CAPTURE_WITH_ROTATION
|
||
|
|
#define CHK_REMOSAIC_SCN(captureIntent) \
|
||
|
|
(((captureIntent == AA_CAPTURE_INTENT_STILL_CAPTURE_REMOSAIC_SINGLE) \
|
||
|
|
|| (captureIntent == AA_CAPTURE_INTENT_STILL_CAPTURE_REMOSAIC_MFHDR_DYNAMIC_SHOT)) ? 1 : 0)
|
||
|
|
#endif
|
||
|
|
|
||
|
|
/*global state*/
|
||
|
|
enum fimc_is_ischain_state {
|
||
|
|
FIMC_IS_ISCHAIN_OPENING,
|
||
|
|
FIMC_IS_ISCHAIN_CLOSING,
|
||
|
|
FIMC_IS_ISCHAIN_OPEN,
|
||
|
|
FIMC_IS_ISCHAIN_INITING,
|
||
|
|
FIMC_IS_ISCHAIN_INIT,
|
||
|
|
FIMC_IS_ISCHAIN_START,
|
||
|
|
FIMC_IS_ISCHAIN_LOADED,
|
||
|
|
FIMC_IS_ISCHAIN_POWER_ON,
|
||
|
|
FIMC_IS_ISCHAIN_OPEN_STREAM,
|
||
|
|
FIMC_IS_ISCHAIN_REPROCESSING,
|
||
|
|
FIMC_IS_ISCHAIN_MODE_CHANGED,
|
||
|
|
};
|
||
|
|
|
||
|
|
enum fimc_is_camera_device {
|
||
|
|
CAMERA_SINGLE_REAR,
|
||
|
|
CAMERA_SINGLE_FRONT,
|
||
|
|
};
|
||
|
|
|
||
|
|
struct fast_control_mgr {
|
||
|
|
u32 fast_capture_count;
|
||
|
|
};
|
||
|
|
|
||
|
|
enum fimc_is_fd_hw {
|
||
|
|
USE_VRA,
|
||
|
|
USE_NFD,
|
||
|
|
};
|
||
|
|
|
||
|
|
#define NUM_OF_3AA_SUBDEV 4
|
||
|
|
#define NUM_OF_ISP_SUBDEV 2
|
||
|
|
#define NUM_OF_DCP_SUBDEV 6
|
||
|
|
#define NUM_OF_MCS_SUBDEV 6
|
||
|
|
struct fimc_is_device_ischain {
|
||
|
|
struct platform_device *pdev;
|
||
|
|
struct exynos_platform_fimc_is *pdata;
|
||
|
|
|
||
|
|
struct fimc_is_resourcemgr *resourcemgr;
|
||
|
|
struct fimc_is_groupmgr *groupmgr;
|
||
|
|
struct fimc_is_devicemgr *devicemgr;
|
||
|
|
struct fimc_is_interface *interface;
|
||
|
|
#ifndef ENABLE_IS_CORE
|
||
|
|
struct fimc_is_hardware *hardware;
|
||
|
|
#endif
|
||
|
|
struct fimc_is_mem *mem;
|
||
|
|
|
||
|
|
u32 instance;
|
||
|
|
u32 instance_sensor;
|
||
|
|
u32 module;
|
||
|
|
struct fimc_is_minfo *minfo;
|
||
|
|
struct fimc_is_path_info path;
|
||
|
|
|
||
|
|
struct is_region *is_region;
|
||
|
|
ulong kvaddr_shared;
|
||
|
|
dma_addr_t dvaddr_shared;
|
||
|
|
|
||
|
|
unsigned long state;
|
||
|
|
atomic_t group_open_cnt;
|
||
|
|
atomic_t open_cnt;
|
||
|
|
atomic_t init_cnt;
|
||
|
|
|
||
|
|
u32 setfile;
|
||
|
|
|
||
|
|
#if !defined(FAST_FDAE)
|
||
|
|
struct camera2_fd_uctl fdUd;
|
||
|
|
#endif
|
||
|
|
#ifdef ENABLE_SENSOR_DRIVER
|
||
|
|
struct camera2_uctl peri_ctls[SENSOR_MAX_CTL];
|
||
|
|
#endif
|
||
|
|
|
||
|
|
/* isp margin */
|
||
|
|
u32 margin_left;
|
||
|
|
u32 margin_right;
|
||
|
|
u32 margin_width;
|
||
|
|
u32 margin_top;
|
||
|
|
u32 margin_bottom;
|
||
|
|
u32 margin_height;
|
||
|
|
|
||
|
|
#ifdef ENABLE_BUFFER_HIDING
|
||
|
|
struct fimc_is_pipe pipe;
|
||
|
|
#endif
|
||
|
|
|
||
|
|
struct fimc_is_group group_paf; /* for PAF RDMA */
|
||
|
|
|
||
|
|
struct fimc_is_group group_3aa;
|
||
|
|
struct fimc_is_subdev txc;
|
||
|
|
struct fimc_is_subdev txp;
|
||
|
|
struct fimc_is_subdev txf;
|
||
|
|
struct fimc_is_subdev txg;
|
||
|
|
|
||
|
|
struct fimc_is_group group_isp;
|
||
|
|
struct fimc_is_subdev ixc;
|
||
|
|
struct fimc_is_subdev ixp;
|
||
|
|
struct fimc_is_subdev mexc; /* for ME */
|
||
|
|
|
||
|
|
struct fimc_is_subdev drc;
|
||
|
|
struct fimc_is_subdev scc;
|
||
|
|
|
||
|
|
struct fimc_is_group group_dis;
|
||
|
|
struct fimc_is_subdev dxc; /* for capture video node of TPU */
|
||
|
|
struct fimc_is_subdev odc;
|
||
|
|
struct fimc_is_subdev dnr;
|
||
|
|
struct fimc_is_subdev scp;
|
||
|
|
|
||
|
|
struct fimc_is_group group_dcp;
|
||
|
|
struct fimc_is_subdev dc1s;
|
||
|
|
struct fimc_is_subdev dc0c;
|
||
|
|
struct fimc_is_subdev dc1c;
|
||
|
|
struct fimc_is_subdev dc2c;
|
||
|
|
struct fimc_is_subdev dc3c;
|
||
|
|
struct fimc_is_subdev dc4c;
|
||
|
|
|
||
|
|
struct fimc_is_group group_mcs;
|
||
|
|
struct fimc_is_subdev m0p;
|
||
|
|
struct fimc_is_subdev m1p;
|
||
|
|
struct fimc_is_subdev m2p;
|
||
|
|
struct fimc_is_subdev m3p;
|
||
|
|
struct fimc_is_subdev m4p;
|
||
|
|
struct fimc_is_subdev m5p;
|
||
|
|
|
||
|
|
struct fimc_is_group group_vra;
|
||
|
|
|
||
|
|
#ifdef ENABLE_FD_SW
|
||
|
|
struct fimc_is_lib *fd_lib;
|
||
|
|
#endif
|
||
|
|
u32 private_data;
|
||
|
|
struct fimc_is_device_sensor *sensor;
|
||
|
|
u32 sensor_id;
|
||
|
|
struct pm_qos_request user_qos;
|
||
|
|
|
||
|
|
/* Async metadata control to reduce frame delay */
|
||
|
|
struct fast_control_mgr fastctlmgr;
|
||
|
|
|
||
|
|
/* for NI(noise index from DDK) use */
|
||
|
|
u32 cur_noise_idx[NI_BACKUP_MAX]; /* Noise index for N + 1 */
|
||
|
|
u32 next_noise_idx[NI_BACKUP_MAX]; /* Noise index for N + 2 */
|
||
|
|
|
||
|
|
u32 use_vra_nfd;
|
||
|
|
};
|
||
|
|
|
||
|
|
/*global function*/
|
||
|
|
int fimc_is_ischain_probe(struct fimc_is_device_ischain *device,
|
||
|
|
struct fimc_is_interface *interface,
|
||
|
|
struct fimc_is_resourcemgr *resourcemgr,
|
||
|
|
struct fimc_is_groupmgr *groupmgr,
|
||
|
|
struct fimc_is_devicemgr *devicemgr,
|
||
|
|
struct fimc_is_mem *mem,
|
||
|
|
struct platform_device *pdev,
|
||
|
|
u32 instance);
|
||
|
|
int fimc_is_ischain_g_capability(struct fimc_is_device_ischain *this,
|
||
|
|
ulong user_ptr);
|
||
|
|
void fimc_is_ischain_meta_invalid(struct fimc_is_frame *frame);
|
||
|
|
|
||
|
|
int fimc_is_ischain_open_wrap(struct fimc_is_device_ischain *device, bool EOS);
|
||
|
|
int fimc_is_ischain_close_wrap(struct fimc_is_device_ischain *device);
|
||
|
|
int fimc_is_ischain_start_wrap(struct fimc_is_device_ischain *device,
|
||
|
|
struct fimc_is_group *group);
|
||
|
|
int fimc_is_ischain_stop_wrap(struct fimc_is_device_ischain *device,
|
||
|
|
struct fimc_is_group *group);
|
||
|
|
|
||
|
|
/* PAF_RDMA subdev */
|
||
|
|
int fimc_is_ischain_paf_open(struct fimc_is_device_ischain *device,
|
||
|
|
struct fimc_is_video_ctx *vctx);
|
||
|
|
int fimc_is_ischain_paf_close(struct fimc_is_device_ischain *device,
|
||
|
|
struct fimc_is_video_ctx *vctx);
|
||
|
|
int fimc_is_ischain_paf_s_input(struct fimc_is_device_ischain *device,
|
||
|
|
u32 stream_type,
|
||
|
|
u32 module_id,
|
||
|
|
u32 video_id,
|
||
|
|
u32 input_type,
|
||
|
|
u32 stream_leader);
|
||
|
|
int fimc_is_ischain_paf_buffer_queue(struct fimc_is_device_ischain *device,
|
||
|
|
struct fimc_is_queue *queue,
|
||
|
|
u32 index);
|
||
|
|
int fimc_is_ischain_paf_buffer_finish(struct fimc_is_device_ischain *device,
|
||
|
|
u32 index);
|
||
|
|
|
||
|
|
/* 3AA subdev */
|
||
|
|
int fimc_is_ischain_3aa_open(struct fimc_is_device_ischain *device,
|
||
|
|
struct fimc_is_video_ctx *vctx);
|
||
|
|
int fimc_is_ischain_3aa_close(struct fimc_is_device_ischain *device,
|
||
|
|
struct fimc_is_video_ctx *vctx);
|
||
|
|
int fimc_is_ischain_3aa_s_input(struct fimc_is_device_ischain *device,
|
||
|
|
u32 stream_type,
|
||
|
|
u32 module_id,
|
||
|
|
u32 video_id,
|
||
|
|
u32 input_type,
|
||
|
|
u32 stream_leader);
|
||
|
|
int fimc_is_ischain_3aa_buffer_queue(struct fimc_is_device_ischain *device,
|
||
|
|
struct fimc_is_queue *queue,
|
||
|
|
u32 index);
|
||
|
|
int fimc_is_ischain_3aa_buffer_finish(struct fimc_is_device_ischain *device,
|
||
|
|
u32 index);
|
||
|
|
|
||
|
|
/* isp subdev */
|
||
|
|
int fimc_is_ischain_isp_open(struct fimc_is_device_ischain *device,
|
||
|
|
struct fimc_is_video_ctx *vctx);
|
||
|
|
int fimc_is_ischain_isp_close(struct fimc_is_device_ischain *device,
|
||
|
|
struct fimc_is_video_ctx *vctx);
|
||
|
|
int fimc_is_ischain_isp_s_input(struct fimc_is_device_ischain *device,
|
||
|
|
u32 stream_type,
|
||
|
|
u32 module_id,
|
||
|
|
u32 video_id,
|
||
|
|
u32 input_type,
|
||
|
|
u32 stream_leader);
|
||
|
|
int fimc_is_ischain_isp_buffer_queue(struct fimc_is_device_ischain *device,
|
||
|
|
struct fimc_is_queue *queue,
|
||
|
|
u32 index);
|
||
|
|
int fimc_is_ischain_isp_buffer_finish(struct fimc_is_device_ischain *this,
|
||
|
|
u32 index);
|
||
|
|
|
||
|
|
/* dis subdev */
|
||
|
|
int fimc_is_ischain_dis_open(struct fimc_is_device_ischain *device,
|
||
|
|
struct fimc_is_video_ctx *vctx);
|
||
|
|
int fimc_is_ischain_dis_close(struct fimc_is_device_ischain *device,
|
||
|
|
struct fimc_is_video_ctx *vctx);
|
||
|
|
int fimc_is_ischain_dis_s_input(struct fimc_is_device_ischain *device,
|
||
|
|
u32 stream_type,
|
||
|
|
u32 module_id,
|
||
|
|
u32 video_id,
|
||
|
|
u32 input_type,
|
||
|
|
u32 stream_leader);
|
||
|
|
int fimc_is_ischain_dis_buffer_queue(struct fimc_is_device_ischain *device,
|
||
|
|
struct fimc_is_queue *queue,
|
||
|
|
u32 index);
|
||
|
|
int fimc_is_ischain_dis_buffer_finish(struct fimc_is_device_ischain *this,
|
||
|
|
u32 index);
|
||
|
|
|
||
|
|
/* dcp subdev */
|
||
|
|
int fimc_is_ischain_dcp_open(struct fimc_is_device_ischain *device,
|
||
|
|
struct fimc_is_video_ctx *vctx);
|
||
|
|
int fimc_is_ischain_dcp_close(struct fimc_is_device_ischain *device,
|
||
|
|
struct fimc_is_video_ctx *vctx);
|
||
|
|
int fimc_is_ischain_dcp_s_input(struct fimc_is_device_ischain *device,
|
||
|
|
u32 stream_type,
|
||
|
|
u32 module_id,
|
||
|
|
u32 video_id,
|
||
|
|
u32 input_type,
|
||
|
|
u32 stream_leader);
|
||
|
|
int fimc_is_ischain_dcp_buffer_queue(struct fimc_is_device_ischain *device,
|
||
|
|
struct fimc_is_queue *queue,
|
||
|
|
u32 index);
|
||
|
|
int fimc_is_ischain_dcp_buffer_finish(struct fimc_is_device_ischain *this,
|
||
|
|
u32 index);
|
||
|
|
|
||
|
|
/* MCSC subdev */
|
||
|
|
int fimc_is_ischain_mcs_open(struct fimc_is_device_ischain *device,
|
||
|
|
struct fimc_is_video_ctx *vctx);
|
||
|
|
int fimc_is_ischain_mcs_close(struct fimc_is_device_ischain *device,
|
||
|
|
struct fimc_is_video_ctx *vctx);
|
||
|
|
int fimc_is_ischain_mcs_s_input(struct fimc_is_device_ischain *device,
|
||
|
|
u32 stream_type,
|
||
|
|
u32 module_id,
|
||
|
|
u32 video_id,
|
||
|
|
u32 otf_input,
|
||
|
|
u32 stream_leader);
|
||
|
|
int fimc_is_ischain_mcs_buffer_queue(struct fimc_is_device_ischain *device,
|
||
|
|
struct fimc_is_queue *queue,
|
||
|
|
u32 index);
|
||
|
|
int fimc_is_ischain_mcs_buffer_finish(struct fimc_is_device_ischain *device,
|
||
|
|
u32 index);
|
||
|
|
|
||
|
|
/* vra subdev */
|
||
|
|
int fimc_is_ischain_vra_open(struct fimc_is_device_ischain *device,
|
||
|
|
struct fimc_is_video_ctx *vctx);
|
||
|
|
int fimc_is_ischain_vra_close(struct fimc_is_device_ischain *device,
|
||
|
|
struct fimc_is_video_ctx *vctx);
|
||
|
|
int fimc_is_ischain_vra_s_input(struct fimc_is_device_ischain *device,
|
||
|
|
u32 stream_type,
|
||
|
|
u32 module_id,
|
||
|
|
u32 video_id,
|
||
|
|
u32 otf_input,
|
||
|
|
u32 stream_leader);
|
||
|
|
int fimc_is_ischain_vra_buffer_queue(struct fimc_is_device_ischain *device,
|
||
|
|
struct fimc_is_queue *queue,
|
||
|
|
u32 index);
|
||
|
|
int fimc_is_ischain_vra_buffer_finish(struct fimc_is_device_ischain *this,
|
||
|
|
u32 index);
|
||
|
|
|
||
|
|
int fimc_is_itf_stream_on(struct fimc_is_device_ischain *this);
|
||
|
|
int fimc_is_itf_stream_off(struct fimc_is_device_ischain *this);
|
||
|
|
int fimc_is_itf_process_start(struct fimc_is_device_ischain *device,
|
||
|
|
u32 group);
|
||
|
|
int fimc_is_itf_process_stop(struct fimc_is_device_ischain *device,
|
||
|
|
u32 group);
|
||
|
|
int fimc_is_itf_force_stop(struct fimc_is_device_ischain *device,
|
||
|
|
u32 group);
|
||
|
|
#ifdef ENABLE_IS_CORE
|
||
|
|
int fimc_is_itf_map(struct fimc_is_device_ischain *device,
|
||
|
|
u32 group, dma_addr_t shot_addr, size_t shot_size);
|
||
|
|
#endif
|
||
|
|
int fimc_is_itf_grp_shot(struct fimc_is_device_ischain *device,
|
||
|
|
struct fimc_is_group *group,
|
||
|
|
struct fimc_is_frame *frame);
|
||
|
|
int fimc_is_itf_i2c_lock(struct fimc_is_device_ischain *this,
|
||
|
|
int i2c_clk, bool lock);
|
||
|
|
|
||
|
|
int fimc_is_itf_s_param(struct fimc_is_device_ischain *device,
|
||
|
|
struct fimc_is_frame *frame,
|
||
|
|
u32 lindex,
|
||
|
|
u32 hindex,
|
||
|
|
u32 indexes);
|
||
|
|
void * fimc_is_itf_g_param(struct fimc_is_device_ischain *device,
|
||
|
|
struct fimc_is_frame *frame,
|
||
|
|
u32 index);
|
||
|
|
void fimc_is_itf_storefirm(struct fimc_is_device_ischain *device);
|
||
|
|
void fimc_is_itf_restorefirm(struct fimc_is_device_ischain *device);
|
||
|
|
int fimc_is_itf_set_fwboot(struct fimc_is_device_ischain *device, u32 val);
|
||
|
|
|
||
|
|
int fimc_is_ischain_buf_tag(struct fimc_is_device_ischain *device,
|
||
|
|
struct fimc_is_subdev *subdev,
|
||
|
|
struct fimc_is_frame *ldr_frame,
|
||
|
|
u32 pixelformat,
|
||
|
|
u32 width,
|
||
|
|
u32 height,
|
||
|
|
u32 target_addr[]);
|
||
|
|
int fimc_is_ischain_buf_tag_64bit(struct fimc_is_device_ischain *device,
|
||
|
|
struct fimc_is_subdev *subdev,
|
||
|
|
struct fimc_is_frame *ldr_frame,
|
||
|
|
u32 pixelformat,
|
||
|
|
u32 width,
|
||
|
|
u32 height,
|
||
|
|
uint64_t target_addr[]);
|
||
|
|
|
||
|
|
extern const struct fimc_is_queue_ops fimc_is_ischain_paf_ops;
|
||
|
|
extern const struct fimc_is_queue_ops fimc_is_ischain_3aa_ops;
|
||
|
|
extern const struct fimc_is_queue_ops fimc_is_ischain_isp_ops;
|
||
|
|
extern const struct fimc_is_queue_ops fimc_is_ischain_dis_ops;
|
||
|
|
extern const struct fimc_is_queue_ops fimc_is_ischain_dcp_ops;
|
||
|
|
extern const struct fimc_is_queue_ops fimc_is_ischain_mcs_ops;
|
||
|
|
extern const struct fimc_is_queue_ops fimc_is_ischain_vra_ops;
|
||
|
|
extern const struct fimc_is_queue_ops fimc_is_ischain_subdev_ops;
|
||
|
|
|
||
|
|
int fimc_is_itf_power_down(struct fimc_is_interface *interface);
|
||
|
|
int fimc_is_ischain_power(struct fimc_is_device_ischain *this, int on);
|
||
|
|
int fimc_is_ischain_s_sensor_size(struct fimc_is_device_ischain *device,
|
||
|
|
struct fimc_is_frame *frame,
|
||
|
|
u32 *lindex,
|
||
|
|
u32 *hindex,
|
||
|
|
u32 *indexes);
|
||
|
|
|
||
|
|
#define IS_EQUAL_COORD(i, o) \
|
||
|
|
(((i)[0] != (o)[0]) || ((i)[1] != (o)[1]) || \
|
||
|
|
((i)[2] != (o)[2]) || ((i)[3] != (o)[3]))
|
||
|
|
#define IS_NULL_COORD(c) \
|
||
|
|
(!(c)[0] && !(c)[1] && !(c)[2] && !(c)[3])
|
||
|
|
#endif
|